Formal Verification: An Essential Toolkit for Modern VLSI Design Cover Image

Formal Verification: An Essential Toolkit for Modern VLSI Design (Paperback)

Email or call for price
Not Available at this Time

Description


Formal Verification: An Essential Toolkit for Modern VLSI Design presents practical approaches for design and validation, with hands-on advice to help working engineers integrate these techniques into their work. Formal Verification (FV) enables a designer to directly analyze and mathematically explore the quality or other aspects of a Register Transfer Level (RTL) design without using simulations. This can reduce time spent validating designs and more quickly reach a final design for manufacturing. Building on a basic knowledge of SystemVerilog, this book demystifies FV and presents the practical applications that are bringing it into mainstream design and validation processes at Intel and other companies. After reading this book, readers will be prepared to introduce FV in their organization and effectively deploy FV techniques to increase design and validation productivity.



Product Details
ISBN: 9780128007273
ISBN-10: 0128007273
Publisher: Morgan Kaufmann Publishers
Publication Date: August 14th, 2015
Pages: 408
Language: English